AN 875: Intel® Stratix® 10 E-Tile PCB Design Guidelines

ID 683262
Date 3/12/2019
Public
Give Feedback

2.1. Intel® Stratix® 10 E-Tile Transceiver Channel Usage Mode

Intel® Stratix® 10 E-Tile supports dual-mode PAM4 and NRZ serial transceivers for up to 12 lanes of CEI-56G-LR 56G PAM4 and up to 24 lanes of 28.9G NRZ 802.3-KR/CR. In PAM4 mode, for data rate higher than 40 Gbps, the configuration with the maximum capacity is with every other channel running PAM4 with a maximum data rate of 57.8 Gbps (channels 2n, n=0,1,..11 are for PAM4, channels 2n+1 are unused). Up to 32 Gbps PAM4 can be supported on every channel if all channels are running. In NRZ mode, up to 28.9 Gbps can be supported on every channel if all channels are running.

Figure 1.  Intel® Stratix® 10 E-Tile Transceiver Usage Example: Channels Running at Data Rates > 28.9 Gbps
Figure 2.  Intel® Stratix® 10 E-Tile Transceiver Usage Example: Channels Running at Data Rates < 28.9 Gbps