Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer

ID 683243
Date 3/28/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. What's New In This Version

  • The Report Timing By Source File command now groups paths by containing entity, and entities by containing file, to provide more context to failing slacks, as Report Timing By Source Files describes.
  • The Timing Analyzer includes a Clock Network Viewer to help you to identify clock tree problems, as Report Clocks and Clock Network describes.
  • The Report Register Spread command supports new angle and area spread types, as well as -to_clock filtering that allows you to debug one clock at a time, as Report Register Spread describes.
  • Various timing reports now support inter_clock, intra_clock, and asynch_clock filtering to report unexpected clock crossings and ignore safe crossings in timing reports, such as Report Timing.
  • As of Intel® Quartus® Prime Pro Edition software version 21.3, the set_false_path constraint does not override the set_max_skew constraint. You can now apply the set_false_path and set_max_skew constraints on the same path without override, as Constraining CDC Paths describes.
  • For change details, refer to the chapter revision histories in this document.