A newer version of this document is available. Customers should click here to go to the newest version.
220.127.116.11.1. Automatic Clock Detection and Constraint Creation
The following command specifies a base clock with a 100 MHz requirement for unconstrained base clock nodes.
derive_clocks -period 10
If you want to create some base clocks automatically, use the -create_base_clocks option to derive_pll_clocks. With this option, the derive_pll_clocks command automatically creates base clocks for each PLL, based on the input frequency information that you specify when you generate the PLL. This feature works for simple port-to-PLL connections. Base clocks do not automatically generate for complex PLL connectivity, such as cascaded PLLs. You can also use the command derive_pll_clocks -create_base_clocks to create the input clocks for all PLL inputs automatically.
Did you find the information on this page useful?