2.4.8. DSP Implementation
When you maximize the packing of DSP blocks, you reduce Logic Utilization, power consumption, and increase efficiency. The HDL coding style grants you control of the DSP resources available in the FPGA.
Implement Multiplier + Accumulator in 1 DSP
always @ (posedge clk) begin if (ena) begin dataout <= dataa * datab + datac * datad; end end
Implement multiplication in 2 DSPs and the adder in LABs
always @ (posedge clk) begin if (ena) begin mult1 <= dataa * datab; mult2 <= datac * datad; end end always @(posedge clk) begin if (ena) begin dataout <= mult1 + mult2 end end
Did you find the information on this page useful?