SDI II Intel® FPGA IP User Guide

ID 683133
Date 4/09/2024
Document Table of Contents

5. SDI II IP Core Functional Description

The SDI II IP core implements a transmitter, receiver, or full-duplex interface.

The SDI II IP core consists of the following components:

  • Protocol block—transmitter or receiver
  • Transceiver blocks—PHY management & adapter and Native PHY IP

In the parameter editor, you can specify either protocol, transceiver, or combined blocks for your design. For example, if you have multiple protocol blocks in a design, you can multiplex them into one transceiver.

Figure 3.  SDI II IP Core Block Diagram for Arria V, Cyclone V, and Stratix V Devices

For the Arria® 10, Cyclone® 10 GX, Stratix® 10, and Agilex™ 7 F-Tile devices, the SDI II IP core no longer provides the transceiver, and the TX PLL is no longer wrapped in the transceiver PHY. You must generate the transceiver and the TX PLL separately.

Figure 4.  SDI II IP Core Block Diagram for Arria® 10, Cyclone® 10 GX, and Stratix® 10 Devices