SDI II Intel® FPGA IP User Guide

ID 683133
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Unused Transceiver Tiles

Unused or idle transceiver clock network performance can degrade over time. For completely unused transceiver tiles where all 16 channels are idle, you must set the following global assignment in the project setting file to preserve the performance:

set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON