SDI II Intel® FPGA IP User Guide

ID 683133
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Compiling the SDI II IP Core Design

To compile your design, click Processing > Start Compilation in the Intel® Quartus® Prime software. Use the generated .qip or .ip file to include the relevant files into your project.

You can find the design examples of the SDI II IP core in:
  • Arria V, Cyclone V, and Stratix V: <variation name>_example_design/sdi_ii/example_design/sdi_ii_0001_ed directory.
  • Intel® Arria® 10, Intel® Cyclone® 10 GX, and Intel® Stratix® 10: <your design example folder>/rtl directory.
  • Intel® Agilex™ F-tile: <your design example folder>/rtl directory.
Note: To create a new project using the generated design example, follow the steps in the Creating a New Intel® Quartus® Prime Project section and add the design example .qip file in step 4.