184.108.40.206. SD-SDI Timing Jitter With External VCXO Which Receive FVH Sync Signals
There is one limitation in SD-SDI where the FVH sync output signals from Rx core is not good enough to clock external VCXO for genlocking purpose. To workaround the problem, Intel recommends to use an external sync separator to generate the FVH sync signals to the external VCXO. Alternatively, you can use to parallel loopback without external VCXO design example.
Did you find the information on this page useful?