SDI II Intel® FPGA IP User Guide

ID 683133
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3. SDI II IP Core Component Files

Table 11.  Generated FilesTable below describes the generated files and other files that might be in your project directory. The names and types of files vary depending on whether you create your design with VHDL or Verilog HDL.

Extension

Description

<variation name>.sv

An IP core variation file, which defines a Verilog HDL description of the custom IP core. Instantiate the entity defined by this file inside your design.

<variation name>.v (Arria V, Cyclone V, and Stratix V devices)

<variation name>.qsys (

Intel® Arria® 10 on Intel® Quartus® Prime Standard Edition )
<variation name>.ip

( Intel® Quartus® Prime Pro Edition )

<variation name>.sdc

Contains timing constraints for your SDI variation.

<variation name>.qip

Contains Intel® Quartus® Prime project information for your IP core variations. Add this file in your Intel® Quartus® Prime project before you compile your design in the Intel® Quartus® Prime software.

Did you find the information on this page useful?

Characters remaining:

Feedback Message