2022.07.20 |
22.2 |
Corrected typographical error in I/O Timing Requirements topic code example. |
2018.11.12 |
17.1 |
Corrected error in Simple Register-to-Register Design with Primary and Secondary Clocks diagram. |
2017.11.21 |
17.1 |
Updated JTAG Signal Constraints sample code to include option to reset device JTAG controller asynchronously. |
2017.11.02 |
17.1 |
Applied Intel® rebranding. |
2016.10.15 |
16.1 |
Updated the Multicycle Exceptions topic. |
2016.02.15 |
16.0 |
- Updated the JTAG Signals SDC example
- Added a section on Unateness of the OE in a packed FF
- Made corrections to the Clock Enable Multicycle topic.
- Corrected errors in example scripts and artwork.
|
2011.01.15 |
11.0 |
- Added new sections Toggle Register Generated Clock and Tri-State Outputs.
- Minor text edits.
|
2010.03.15 |
10.0 |
Corrected errors in example script. |
2008.08.15 |
8.1 |
Initial release of document. |