Intel Agilex® 7 Variable Precision DSP Blocks User Guide

ID 683037
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8. LPM_MULT Intel® FPGA IP Core References

The LPM_MULT Intel® FPGA IP core implements a multiplier to multiply two input data values to produce a product as an output.

This is a family independent IP.

Figure 70.  LPM_MULT Intel® FPGA IP Core Architecture