GTS Dynamic Reconfiguration Controller IP User Guide: Agilex™ 5 FPGAs and SoCs

Download PDF
ID 849710
Date 4/18/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Overview 2. Quick Start Guide 3. Configuring and Generating the IP 4. Integrating the GTS Dynamic Reconfiguration Controller IP With Your Application 5. Designing with the IP Core 6. Designing the IP Solution 7. Sharing Clocking and Applying SDC Constraints 8. Runtime Flow 9. Simulating the IP 10. Validating the IP 11. Appendix A: Functional Description 12. Registers 13. Document Revision History for the GTS Dynamic Reconfiguration Controller IP User Guide
1. Overview x
1.1. About the GTS Dynamic Reconfiguration Controller IP 1.2. About the Document 1.3. Key Concepts 1.4. System Level Block Diagram 1.5. Design Checklist 1.6. IP Design Flow 1.7. Dynamic Reconfiguration 1.8. Design Considerations 1.9. Design Migration Guidelines 1.10. Design Flow Requirements
1.1. About the GTS Dynamic Reconfiguration Controller IP x
1.1.1. Release Information 1.1.2. Features 1.1.3. High-Level Functional Overview 1.1.4. Licensing the IP 1.1.5. Device Family Support 1.1.6. Device Speed Grade Support 1.1.7. IP Performance and Resource Utilization
1.2. About the Document x
1.2.1. Target Audience 1.2.2. Conventions Used in the Document 1.2.3. Terminology 1.2.4. Acronyms 1.2.5. Reference Documents and Training 1.2.6. GTS Dynamic Reconfiguration Target Applications
2. Quick Start Guide x
2.1. Steps to Generate and Run the Design Example 2.2. Steps to Create a Custom Dynamic Reconfiguration Design
2.1. Steps to Generate and Run the Design Example x
2.1.1. Generating the Design Example 2.1.2. Compiling the Design Example 2.1.3. Simulating the Design Example 2.1.4. Validating the Design Example
2.2. Steps to Create a Custom Dynamic Reconfiguration Design x
2.2.1. Simulating the Custom Design 2.2.2. Validating the Custom Design
3. Configuring and Generating the IP x
3.1. Configuring the Quartus® Prime Pro Edition Project 3.2. Generating Dynamic Reconfiguration Design and Configuration Profiles 3.3. Generating HDL for Synthesis and Simulation 3.4. Using the Dynamic Reconfiguration Assignment Editor 3.5. Generating HSSI Dynamic Reconfiguration IP 3.6. Generating the Design Example 3.7. Compiling the Design Example
3.2. Generating Dynamic Reconfiguration Design and Configuration Profiles x
3.2.1. Configuring the IP
3.2.1. Configuring the IP x
3.2.1.1. Configuring the IP Presets 3.2.1.2. Configuring the IP Parameters
3.4. Using the Dynamic Reconfiguration Assignment Editor x
3.4.1. Quartus User Flow
3.4.1. Quartus User Flow x
3.4.1.1. IP List 3.4.1.2. Dynamic Reconfiguration Group List 3.4.1.3. Properties 3.4.1.4. DR Group Visualization Pane 3.4.1.5. Messages Pane
3.6. Generating the Design Example x
3.6.1. Generated Directory Structure and Files
4. Integrating the GTS Dynamic Reconfiguration Controller IP With Your Application x
4.1. High-Level Interface Types 4.2. Dependent/Supporting IPs 4.3. Implementing Required Clocking 4.4. Implementing Required Resets 4.5. Implementing Required AVMM Interface 4.6. Control and Status Interface 4.7. Implementing Mux Selector Interface 4.8. Implementing SRC Interface 4.9. Implementing Local AVMM Interface 4.10. Connecting the Interfaces 4.11. Signal Functions 4.12. Integrating the IP With User Logic 4.13. Integrating the IP With Your Board 4.14. Integrating the IP on the Stack With a Software Driver
5. Designing with the IP Core x
5.1. Release Constraints 5.2. DR Design Guidelines
6. Designing the IP Solution x
6.1. Dynamic Reconfiguration QSF Settings 6.2. Defining DR Combinations 6.3. Instantiating the Generated DR Group 6.4. Generating and Instantiating the DR Controller
9. Simulating the IP x
9.1. Design Example Features 9.2. Simulating the GTS PMA/FEC Direct PHY Intel FPGA IP Example Design Testbench
9.2. Simulating the GTS PMA/FEC Direct PHY Intel FPGA IP Example Design Testbench x
9.2.1. Simulating the Design Example
9.2.1. Simulating the Design Example x
9.2.1.1. Simulating the Testbench Flow 9.2.1.2. Verifying the Simulation Results
10. Validating the IP x
10.1. List of Switches on the Developer Kit 10.2. Testing the Hardware Design Example 10.3. Troubleshooting and Debugging Issues
10.2. Testing the Hardware Design Example x
10.2.1. Configure the Clocks in Hardware 10.2.2. Program the FPGA 10.2.3. Running the Hardware Test
11. Appendix A: Functional Description x
11.1. AVMM Clock Crossing Bridge 11.2. AVMM Decoder 11.3. Mux Sel, Local AVMM, and SRC Interface 11.4. Dynamic Reconfiguration CSR
12. Registers x
12.1. Configuration Registers 12.2. GTS Transceiver PHY Registers
12.1. Configuration Registers x
12.1.1. Register Next ID Configuration 0 12.1.2. Register Next ID Configuration 1 12.1.3. Register Next ID Configuration 2 12.1.4. Register Next ID Configuration 3 12.1.5. Register Next ID Configuration 4 12.1.6. Register Next ID Configuration 5 12.1.7. Register Next ID Configuration 6 12.1.8. Register Next ID Configuration 7 12.1.9. Register Next ID Configuration 8 12.1.10. Register Next ID Configuration 9 12.1.11. Register Next ID Configuration 10 12.1.12. Register Next ID Configuration 11 12.1.13. Register Next ID Configuration 12 12.1.14. Register Next ID Configuration 13 12.1.15. Register Next ID Configuration 14 12.1.16. Register Next ID Configuration 15 12.1.17. Register Next ID Configuration 16 12.1.18. Register Next ID Configuration 17 12.1.19. Register Next ID Configuration 18 12.1.20. Register Next ID Configuration 19 12.1.21. Register Trigger 12.1.22. Register Trigger Status 12.1.23. Register Error Configuration 12.1.24. Register Error Status
1. Overview
2. Quick Start Guide
3. Configuring and Generating the IP
4. Integrating the GTS Dynamic Reconfiguration Controller IP With Your Application
5. Designing with the IP Core
6. Designing the IP Solution
7. Sharing Clocking and Applying SDC Constraints
8. Runtime Flow
9. Simulating the IP
10. Validating the IP
11. Appendix A: Functional Description
12. Registers
13. Document Revision History for the GTS Dynamic Reconfiguration Controller IP User Guide

6.2. Defining DR Combinations

DR combinations include combinations of IP variants that can be enabled simultaneously. Each variant must be in at least one combination, with the startup state being the only required combination. Defining other combinations is optional and prompts Quartus to perform additional legality checks.

An example of this assignment is shown below:

set_instance_assignment -name DR_COMBINATION <N> -to
 <instance name> -section_id <DR Group name>
The above QSF assignment specifies that this variant IP instance is part of combination N. Combinations can start at 0 (and they do by default). The following QSF assignment specifies that combination N is the startup combination. 
set_global_assignment -name DR_GROUP_STARTUP_COMBINATION <N> -section_id <DR Group name>
Here is an example of the .qsf settings for a DR Group with two variant IP instances: 
set_instance_assignment -name DR_IP_INSTANCE ip_variant_1 
            -to ip_variant_1_inst -section_id dr_top 
set_instance_assignment -name DR_IP_INSTANCE ip_variant_2 -to 
            ip_variant_2_inst -section_id dr_top
set_instance_assignment -name DR_GROUP_RECONFIG_ID 1 -to 
            ip_variant_1_inst -section_id dr_top
set_instance_assignment -name DR_GROUP_RECONFIG_ID 2 -to 
          ip_variant_2_inst -section_id dr_top
set_instance_assignment -name DR_IP_INSTANCE_RELATIVE_LOCATION 0 -to
          ip_variant_1_inst -section_id dr_top
set_instance_assignment -name DR_IP_INSTANCE_RELATIVE_LOCATION 0 -to 
         ip_variant_2_inst -section_id dr_top
set_instance_assignment -name DR_COMBINATION 1 -to 
            ip_variant_1_inst -section_id dr_top
set_instance_assignment -name DR_COMBINATION 2 -to 
ip_variant_2_inst -section_id dr_top
set_global_assignment -name DR_GROUP_STARTUP_COMBINATION 1 -section_id dr_top

Finally, configure the system_pll_clock and system_pll_lock signals for each hard IP instance as shared pins to ensure proper handling by the dynamic reconfiguration IP generation tool, as follows: 

set_instance_assignment -name DR_SHARED_CLOCK i_system_pll_clk[0] -to 
          ip_variant_1_inst|i_system_pll_clk[0] -section_id dr_top
set_instance_assignment -name DR_SHARED_CLOCK i_system_pll_clk[0] -to 
          ip_variant_2_inst|i_system_pll_clk[0] -section_id dr_top
set_instance_assignment -name DR_SHARED_CLOCK i_system_pll_lock[0] -to
          ip_variant_1_inst|i_system_pll_lock[0] -section_id dr_top
set_instance_assignment -name DR_SHARED_CLOCK i_system_pll_lock[0] -to 
          ip_variant_2_inst|i_system_pll_lock[0] -section_id dr_top
set_instance_assignment -name DR_SHARED_CLOCK i_pma_cu_clk[0] -to 
          ip_variant_1_inst|i_pma_cu_clk[0] -section_id dr_top
set_instance_assignment -name DR_SHARED_CLOCK i_pma_cu_clk[0] -to
         ip_variant_2_inst|i_pma_cu_clk[0] -section_id dr_top
Note: Separate the i_pma_cu_clk signal per bank based on the final IP placement, as detailed in the GTS Transceiver PHY User Guide. If two variants share the reference clock, configure it as DR_SHARED_CLOCK: 
set_instance_assignment -name DR_SHARED_CLOCK i_shared_rx_cdr_refclk[0] -to 
            ip_variant_1_inst|i_rx_cdr_refclk_p[0] -section_id dr_top
set_instance_assignment -name DR_SHARED_CLOCK i_shared_rx_cdr_refclk[0] -to
           ip_variant_2_inst|i_rx_cdr_refclk_p[0] -section_id dr_top
Note: This creates new pins named i_shared_rx_cdr_refclk and i_shared_tx_pll_refclk on the generated DR Group module, replacing the variant-specific rx_cdr_refclk and tx_pll_refclk pins. You can specify any pin names you prefer; these are just examples.
Level Two Title