AXI Multichannel DMA Intel® FPGA IP for PCI Express* User Guide

ID 817911
Date 4/07/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.3. Simulating the IP Core

The Quartus® Prime Pro Edition Software optionally generates a functional simulation model of the IP core and vendor-specific simulator setup scripts when you generate your parameterized AXI Multichannel DMA IP core.

Note: Simulating the IP core with Quartus® Prime design example testbench is not supported in the current release.