AXI Multichannel DMA Intel® FPGA IP for PCI Express* User Guide

ID 817911
Date 4/07/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.6. Resource Utilization

Table 8.  PCIe Gen5 Endpoint Configuration
User Mode Link Width DMA Channels ALMs Logic Registers M20Ks
Multichannel DMA 1x16 4 42998.6 146957 820
BAM+BAS 1x16 NA 34343.5 99236 835
BAM+BAS+MCDMA 1x16 4 60867.1 201204 1248