Variable Precision DSP Blocks User Guide: Agilex™ 5 FPGAs and SoCs

ID 813968
Date 4/25/2025
Public

Visible to Intel only — GUID: uvn1690741045098

Ixiasoft

Document Table of Contents

8.2.1.4. Pre-adder Square Mode

This mode is expressed in the following equation.



The following shows the pre-adder square mode of two multipliers.

Figure 87. Pre-adder Square Mode