Variable Precision DSP Blocks User Guide: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: pfa1690728416374
Ixiasoft
Visible to Intel only — GUID: pfa1690728416374
Ixiasoft
3.1.4.3. 27-Bit Systolic FIR Mode
In 27-bit systolic FIR mode, the chainout adder or accumulator is configured for a 64-bit operation, providing 10 bits of overhead when using a 27-bit data (54-bit products).
The 27-bit systolic FIR mode allows the implementation of one stage systolic filter per DSP block. Systolic registers are not required in this mode.