Variable Precision DSP Blocks User Guide: Agilex™ 5 FPGAs and SoCs

ID 813968
Date 4/25/2025
Public

Visible to Intel only — GUID: fyt1690741372117

Ixiasoft

Document Table of Contents

11.7. Parameters

The following tables list the parameters for the LPM_DIVIDE IP core.