High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: zib1667845276957
Ixiasoft
Visible to Intel only — GUID: zib1667845276957
Ixiasoft
5.5.2. Thermal Status Register
Because CATTRIP is a critical condition, it is advisable for your design to detect this condition by monitoring the CATTRIP output signal from the HBM IP, instead of by polling this register. To read the thermal status register, issue a read command to the register at offset 32’h0100.
Bits | Access | Name | Description |
---|---|---|---|
7:0 | RO | TEMPRD | Temperature readout from the HBM device, expressed in degrees Celsius. |
27:8 | RO | Reserved | Reserved. |
30:28 | RO | TEMP | Raw HBM device temperature compensated refresh band value: reflects the TEMP[2:0] output of the HBM device. The HBM controller uses this to adjust the frequency of memory refreshes. |
31 | RO | CATTRIP | HBM device catastrophic trip indication: reflects the catastrophic trip indication reported by the HBM device on its CATTRIP output. |