Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 9/11/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.11. SDM Shared I/O Requirements

The Avalon® streaming interface ×16 and ×32 configuration modes use the configuration pins located in a GPIO-B bank for device configuration. The VCCIO_PIO voltage rail, instead of the VCCIO_SDM voltage rail, powers the GPIO-B bank.

When you use Avalon® streaming interface ×16 or ×32 configuration scheme, Avalon® streaming interface pins in the SDM shared IO bank are not usable as user I/Os for:

  • Designs that use external partial reconfiguration, for example, designs that send partial reconfiguration bitstream using Avalon® streaming interface pins.
  • Designs that use the HPS.