Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 9/11/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: vgy1658581762022

Ixiasoft

Document Table of Contents

6.4.4. Data Interface Signals and Corresponding Clocks

Table 52.  Data Interface Signals and Corresponding Clocks
Parameter Configuration Signal Name Clock Signal Name
Separate input/output Clocks Register mode
Off
  • Simple Register
  • DDIO
  • din
  • dout
  • oe
  • All pad signals
ck
DDIO
  • sclr
  • sset
On
  • Simple Register
  • DDIO
din ck_in
  • dout
  • oe
ck_out
All pad signals
  • Input path: ck_in
  • Output path: ck_out
DDIO
  • sclr
  • sset
  • Input path: ck_in
  • Output path: ck_out