Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 9/11/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.9. HPS Shared I/O Requirements

The HPS external memory interface uses I/O pins located in the GPIO-B bank instead of the HPS I/O bank. The VCCIO_PIO powers the GPIO-B bank instead of the 1.8 V VCCIO_HPS. For the location of the HPS shared GPIO-B pins, refer to device pin-out files.