MACsec Intel FPGA System Design User Guide

ID 767516
Date 6/26/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Port Priority

The priority can be controlled by MACsec register as below.
  • 1 — Priority assign to uncontrolled port
  • 0 — Priority assign to controlled port