MACsec Intel FPGA System Design User Guide

ID 767516
Date 6/26/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.9. Error Handling

Errors are possible at different levels in any system and system level handling of a few errors is always important as some error scenarios may be fatal, non-fatal and not correctable. Even if they are correctable, the system level application should understand the performance impact due to this. In this system level example design, there are 3 main interfaces i.e. Ethernet MAC, MACsec and PCIe where the potential errors are possible.