Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
ID
730783
Date
12/14/2023
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1. About the RiscFree* IDE
2. Installation and Setup
3. Getting Started with RiscFree* IDE
4. Debug Setup for Nios® V Processor System
5. Debug Setup for Arm* Hard Processor System
6. Debugging with RiscFree* IDE
7. Debugging with Command-Line Interface
8. Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide Archives
9. Document Revision History for the Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
A. Appendix
6.1. Debug Features in RiscFree* IDE
6.2. Processor System Debug
6.3. Heterogeneous Multicore Debug
6.4. Debugging µC/OS-II Application
6.5. Debugging FreeRTOS Application
6.6. Debugging Zephyr Application
6.7. Arm* HPS On-Chip Trace
6.8. Debugging the Arm* Linux Kernel
6.9. Debugging Target Software in an Intel® Simics Simulator Session
6.1.2. Launching Memory Browser
RiscFree* IDE supports memory browser.
To launch the memory browser, follow these steps:
- Go to Window > Show View > Memory Browser.
- View the target memory in the memory browser.
Figure 13. Memory Browser showing Target Memory