Nios® V Embedded Processor Design Handbook

ID 726952
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.2.2. Overview

You can download the Intel Agilex® 7 FPGA - Custom Instruction Design on Nios® V/g Processor in the Intel FPGA Design Store. The example designs are based on the Intel Agilex® 7 F-Series FPGA Development Kit. Using the scripts, the hardware and software design are generated, and programmed as SRAM Object Files (.sof) and Executable and Linking Format (.elf) into the device. The example design connects two similar processing engines to a Nios® V processor system. The processing engines contain custom bit manipulation operations. These operations are not natively supported in the Nios® V processor ISA.