Nios® V Embedded Processor Design Handbook

ID 726952
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.1. Instantiating Nios® V Processor Intel® FPGA IP

You can instantiate any of the processor IP cores in Platform Designer > IP Catalog > Processors and Peripherals > Embedded Processors.
The IP core of each processor supports different configuration options based on its unique architecture. You can define these configurations to better suit your design needs.
Table 3.  Configuration Options Across Core Variants
Configuration Options Nios® V/c Processor Nios® V/m Processor Nios® V/g Processor
Use Reset Request
CPU Architecture
Caches, Peripheral Regions and TCMs
Custom Instructions