Intel® Stratix® 10 MX FPGA Development Kit User Guide

Download PDF
ID 683867
Date 6/15/2020
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. Development Kit Setup 4. Development Kit Components 5. Board Test System A. Additional Information B. Revision History
1. Overview x
1.1. General Development Kit Description 1.2. Recommended Operating Conditions 1.3. Handling the Development Kit
2. Getting Started x
2.1. About the Intel® Quartus® Prime Software 2.2. Development Kit Package 2.3. Installing the Intel FPGA Download Cable Driver
3. Development Kit Setup x
3.1. Applying Power to the Development Kit 3.2. Default Switch and Jumper Settings
4. Development Kit Components x
4.1. Components Overview 4.2. Intel® MAX® 10 FPGA System Controller 4.3. Intel® MAX® 10 FPGA Power Manager 4.4. FPGA Configuration 4.5. Status and User I/O Elements 4.6. Interfaces and Ports 4.7. HiLo Daughter Cards 4.8. Clocks 4.9. Power
4.6. Interfaces and Ports x
4.6.1. PCI Express 4.6.2. Memory Interface 4.6.3. High Bandwidth Memory (HBM2) 4.6.4. QSFP 4.6.5. I2C Flash Memory
4.6.2. Memory Interface x
4.6.2.1. On-board DDR4 Memory Interface 4.6.2.2. DDR4/DDR-T DIMM Memory Interface 4.6.2.3. HiLo Memory Interface
4.7. HiLo Daughter Cards x
4.7.1. DDR4 4.7.2. QDR-IV
4.9. Power x
4.9.1. Power Guidelines 4.9.2. Power Distribution System 4.9.3. Power Sequence 4.9.4. Power Measurement 4.9.5. Power Fast Discharging 4.9.6. Thermal Limitations and Protection 4.9.7. Cooling Design 4.9.8. Mechanical Information 4.9.9. Top Cover Removal
5. Board Test System x
5.1. Preparing the Board Running the Board Test System 5.3. Using the Board Test System
5.3. Using the Board Test System x
5.3.1. The Configure Menu 5.3.2. The Sys Info Tab 5.3.3. The QSFP Tab 5.3.4. The PCIE Tab 5.3.5. The Component DDR4 Tab 5.3.6. The HiLo DDR4 Tab 5.3.7. The DDR4 Dimm Tab 5.3.8. The HBM2 Top Tab 5.3.9. The HBM2 Bottom Tab 5.3.10. Power Monitor 5.3.11. Clock Controller
A. Additional Information x
A.1. Add SmartVID settings in the QSF file A.2. Safety and Regulatory Information A.3. Compliance and Conformity Statement
A.2. Safety and Regulatory Information x
A.2.1. Safety Warnings A.2.2. Safety Cautions
B. Revision History x
B.1. Revision History
1. Overview
2. Getting Started
3. Development Kit Setup
4. Development Kit Components
5. Board Test System
A. Additional Information
B. Revision History

4.6.2.1. On-board DDR4 Memory Interface

The on-board DDR4 memory uses five Micron Technology’s MT40A1G16KNR-075E 16 Gb DDR4 single rank devices mapping to the FPGA’s 2L, 2M and 2N I/O blocks. The total memory size is 8 GB running at 1333 MHz.

Table 14.  On-board DDR4 Memory Interface Pin Connections
Board Reference - DDR4 device Schematic Signal Name FPGA Pin Number I/O Standard
U3,U4,U5,U6,U7 pin P3 DDR4_COMP_A0 H34 1.2V
U3,U4,U5,U6,U7 pin P7 DDR4_COMP_A1 J34 1.2V
U3,U4,U5,U6,U7 pin R3 DDR4_COMP_A2 G35 1.2V
U3,U4,U5,U6,U7 pin N7 DDR4_COMP_A3 H35 1.2V
U3,U4,U5,U6,U7 pin N3 DDR4_COMP_A4 L35 1.2V
U3,U4,U5,U6,U7 pin P8 DDR4_COMP_A5 K35 1.2V
U3,U4,U5,U6,U7 pin P2 DDR4_COMP_A6 L34 1.2V
U3,U4,U5,U6,U7 pin R8 DDR4_COMP_A7 K34 1.2V
U3,U4,U5,U6,U7 pin R2 DDR4_COMP_A8 N34 1.2V
U3,U4,U5,U6,U7 pin R7 DDR4_COMP_A9 P34 1.2V
U3,U4,U5,U6,U7 pin M3 DDR4_COMP_A10 M35 1.2V
U3,U4,U5,U6,U7 pin T2 DDR4_COMP_A11 N35 1.2V
U3,U4,U5,U6,U7 pin M7 DDR4_COMP_A12 B40 1.2V
U3,U4,U5,U6,U7 pin T8 DDR4_COMP_A13 C39 1.2V
U3,U4,U5,U6,U7 pin L2 DDR4_COMP_A14 D39 1.2V
U3,U4,U5,U6,U7 pin M8 DDR4_COMP_A15 D38 1.2V
U3,U4,U5,U6,U7 pin L8 DDR4_COMP_A16 C38 1.2V
U3_G2 DDR4_COMP_DQ0 K36 1.2V
U3_F7 DDR4_COMP_DQ1 H36 1.2V
U3_H3 DDR4_COMP_DQ2 P36 1.2V
U3_H7 DDR4_COMP_DQ3 T35 1.2V
U3_H2 DDR4_COMP_DQ4 J36 1.2V
U3_H8 DDR4_COMP_DQ5 G36 1.2V
U3_J3 DDR4_COMP_DQ6 R36 1.2V
U3_J7 DDR4_COMP_DQ7 T34 1.2V
U3_A3 DDR4_COMP_DQ8 K37 1.2V
U3_B8 DDR4_COMP_DQ9 G38 1.2V
U3_C3 DDR4_COMP_DQ10 M37 1.2V
U3_C7 DDR4_COMP_DQ11 P38 1.2V
U3_C2 DDR4_COMP_DQ12 L37 1.2V
U3_C8 DDR4_COMP_DQ13 P37 1.2V
U3_D3 DDR4_COMP_DQ14 N38 1.2V
U3_D7 DDR4_COMP_DQ15 R37 1.2V
U4_G2 DDR4_COMP_DQ16 G42 1.2V
U4_F7 DDR4_COMP_DQ17 J39 1.2V
U4_H3 DDR4_COMP_DQ18 H42 1.2V
U4_H7 DDR4_COMP_DQ19 G40 1.2V
U4_H2 DDR4_COMP_DQ20 H41 1.2V
U4_H8 DDR4_COMP_DQ21 L39 1.2V
U4_J3 DDR4_COMP_DQ22 H40 1.2V
U4_J7 DDR4_COMP_DQ23 G41 1.2V
U4_A3 DDR4_COMP_DQ24 B32 1.2V
U4_B8 DDR4_COMP_DQ25 G32 1.2V
U4_C3 DDR4_COMP_DQ26 C33 1.2V
U4_C7 DDR4_COMP_DQ27 J31 1.2V
U4_C2 DDR4_COMP_DQ28 B33 1.2V
U4_C8 DDR4_COMP_DQ29 H31 1.2V
U4_D3 DDR4_COMP_DQ30 D33 1.2V
U4_D7 DDR4_COMP_DQ31 K31 1.2V
U5_G2 DDR4_COMP_DQ32 M33 1.2V
U5_F7 DDR4_COMP_DQ33 R31 1.2V
U5_H3 DDR4_COMP_DQ34 N33 1.2V
U5_H7 DDR4_COMP_DQ35 R32 1.2V
U5_H2 DDR4_COMP_DQ36 L33 1.2V
U5_H8 DDR4_COMP_DQ37 T32 1.2V
U5_J3 DDR4_COMP_DQ38 P33 1.2V
U5_J7 DDR4_COMP_DQ39 T33 1.2V
U5_A3 DDR4_COMP_DQ40 P39 1.2V
U5_B8 DDR4_COMP_DQ41 T39 1.2V
U5_C3 DDR4_COMP_DQ42 T38 1.2V
U5_C7 DDR4_COMP_DQ43 V39 1.2V
U5_C2 DDR4_COMP_DQ44 M38 1.2V
U5_C8 DDR4_COMP_DQ45 V38 1.2V
U5_D3 DDR4_COMP_DQ46 U38 1.2V
U5_D7 DDR4_COMP_DQ47 W39 1.2V
U6_G2 DDR4_COMP_DQ48 C40 1.2V
U6_F7 DDR4_COMP_DQ49 E39 1.2V
U6_H3 DDR4_COMP_DQ50 B42 1.2V
U6_H7 DDR4_COMP_DQ51 F39 1.2V
U6_H2 DDR4_COMP_DQ52 D41 1.2V
U6_H8 DDR4_COMP_DQ53 F38 1.2V
U6_J3 DDR4_COMP_DQ54 D42 1.2V
U6_J7 DDR4_COMP_DQ55 F40 1.2V
U6_A3 DDR4_COMP_DQ56 C34 1.2V
U6_B8 DDR4_COMP_DQ57 H33 1.2V
U6_C3 DDR4_COMP_DQ58 D34 1.2V
U6_C7 DDR4_COMP_DQ59 J32 1.2V
U6_C2 DDR4_COMP_DQ60 C35 1.2V
U6_C8 DDR4_COMP_DQ61 J33 1.2V
U6_D3 DDR4_COMP_DQ62 E34 1.2V
U6_D7 DDR4_COMP_DQ63 L32 1.2V
U7_G2 DDR4_COMP_DQ64 C31 1.2V
U7_F7 DDR4_COMP_DQ65 C30 1.2V
U7_H3 DDR4_COMP_DQ66 A34 1.2V
U7_H7 DDR4_COMP_DQ67 A30 1.2V
U7_H2 DDR4_COMP_DQ68 D31 1.2V
U7_H8 DDR4_COMP_DQ69 E31 1.2V
U7_J3 DDR4_COMP_DQ70 B35 1.2V
U7_J7 DDR4_COMP_DQ71 B30 1.2V
U3,U4,U5,U6,U7 pin M2 DDR4_COMP_BG0 G37 1.2V
U3,U4,U5,U6,U7 pin M9 DDR4_COMP_BG1 F34 1.2V
U3,U4,U5,U6,U7 pin N2 DDR4_COMP_BA0 D37 1.2V
U3,U4,U5,U6,U7 pin N8 DDR4_COMP_BA1 F37 1.2V
U3,U4,U5,U6,U7 pin B7 DDR4_COMP_DQS_P1 B7 1.2V
U3,U4,U5,U6,U7 pin A7 DDR4_COMP_DQS_N1 A7 1.2V
U3,U4,U5,U6,U7 pin G3 DDR4_COMP_DQS_P0 G3 1.2V
U3,U4,U5,U6,U7 pin F3 DDR4_COMP_DQS_N0 F3 1.2V
U3,U4,U5,U6,U7 pin L7 DDR4_COMP_CS_N E36 1.2V
U3,U4,U5,U6,U7 pin K3 DDR4_COMP_ODT C36 1.2V
U3,U4,U5,U6,U7 pin L3 DDR4_COMP_ACT_N E35 1.2V
U3,U4,U5,U6,U7 pin T3 DDR4_COMP_PAR A39 1.2V
U3,U4,U5,U6,U7 pin K2 DDR4_COMP_CKE B36 1.2V
U3,U4,U5,U6,U7 pin P1 DDR4_COMP_RESET_N F35 1.2V
U3,U4,U5,U6,U7 pin P9 DDR4_COMP_ALERT_N A38 1.2V
U3,U4,U5,U6,U7 pin E2 DDR4_COMP_DBI_N1 J37 1.2V
U3,U4,U5,U6,U7 pin E7 DDR4_COMP_DBI_N0 R34 1.2V
U3,U4,U5,U6,U7 pin K7 DDR4_COMP_CLK_P B37 1.2V
U3,U4,U5,U6,U7 pin K8 DDR4_COMP_CLK_N B38 1.2V
Level Two Title