Stratix® 10 MX FPGA Development Kit User Guide

Download PDF
ID 683867
Date 11/13/2025
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. Development Kit Setup 4. Development Kit Components 5. Board Test System A. Additional Information B. Document Revision History for the Stratix® 10 MX FPGA Development Kit User Guide
1. Overview x
1.1. General Development Kit Description 1.2. Recommended Operating Conditions 1.3. Handling the Development Kit
2. Getting Started x
2.1. About the Quartus® Prime Software 2.2. Development Kit Package 2.3. Installing the Intel® FPGA Download Cable II Driver
3. Development Kit Setup x
3.1. Applying Power to the Development Kit 3.2. Default Switch and Jumper Settings
4. Development Kit Components x
4.1. Components Overview 4.2. MAX® 10 FPGA System Controller 4.3. MAX® 10 FPGA Power Manager 4.4. FPGA Configuration 4.5. Status and User I/O Elements 4.6. Interfaces and Ports 4.7. HiLo Daughter Cards 4.8. Clocks 4.9. Power
4.6. Interfaces and Ports x
4.6.1. PCI Express 4.6.2. Memory Interface 4.6.3. High Bandwidth Memory (HBM2) 4.6.4. QSFP 4.6.5. I2C 4.6.6. Flash Memory
4.6.2. Memory Interface x
4.6.2.1. On-board DDR4 Memory Interface 4.6.2.2. DDR4/DDR-T DIMM Memory Interface 4.6.2.3. HiLo Memory Interface
4.7. HiLo Daughter Cards x
4.7.1. DDR4 4.7.2. QDR-IV
4.9. Power x
4.9.1. Power Guidelines 4.9.2. Power Distribution System 4.9.3. Power Sequence 4.9.4. Power Measurement 4.9.5. Power Fast Discharging 4.9.6. Thermal Limitations and Protection 4.9.7. Cooling Design 4.9.8. Mechanical Information 4.9.9. Top Cover Removal
5. Board Test System x
5.1. Preparing the Board 5.2. Running the Board Test System 5.3. Using the Board Test System
5.3. Using the Board Test System x
5.3.1. The Configure Menu 5.3.2. The Sys Info Tab 5.3.3. The QSFP Tab 5.3.4. The PCIE Tab 5.3.5. The Component DDR4 Tab 5.3.6. The HiLo DDR4 Tab 5.3.7. The DDR4 Dimm Tab 5.3.8. The HBM2 Top Tab 5.3.9. The HBM2 Bottom Tab 5.3.10. Power Monitor 5.3.11. Clock Controller
A. Additional Information x
A.1. Add SmartVID settings in the QSF file A.2. Safety and Regulatory Information A.3. Compliance and Conformity Statement
A.2. Safety and Regulatory Information x
A.2.1. Safety Warnings A.2.2. Safety Cautions
1. Overview
2. Getting Started
3. Development Kit Setup
4. Development Kit Components
5. Board Test System
A. Additional Information
B. Document Revision History for the Stratix® 10 MX FPGA Development Kit User Guide

B. Document Revision History for the Stratix® 10 MX FPGA Development Kit User Guide

Document Version Changes
2025.11.13
  • Updated document per latest branding standards.
  • Made editorial edits throughout the document.
2020.06.15

Updated Add SmartVID settings in the QSF file [Constraints script updated]

Constraints Updated:
  • PWRMGT_BUS_SPEED_MODE "100 KHZ"
  • PWRMGT_SLAVE_DEVICE0_ADDRESS 47
2020.02.12

Updated Development Kit block diagram in General Development Kit Description [Correction: DDR4 is 16Gb x5]
2019.11.29
  • Add support for production versions of development board:
    • Stratix® 10 MX FPGA H-Tile (8 GB)
    • Stratix® 10 MX FPGA H-Tile (16 GB)
  • Remove support for ES version of development board
2019.09.20

Updated SW2 DIP JTAG Switch Default Settings (Board Bottom) Table in Default Switch and Jumper Settings
2019.08.22

Added Add SmartVID settings in the QSF file
2018.10.12 Engineering Silicon (ES) Release.
Level Two Title