126.96.36.199. Simulating the E-tile Ethernet IP for Intel Agilex FPGA Design Example Testbench
Follow these steps to simulate the testbench:
- Change to the testbench simulation directory <design_example_dir>/example_testbench.
- Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator. Refer to the table Steps to Simulate the Testbench.
- Analyze the results. The successful testbench sends ten or fourteen packets, receives the same number of packets, and displays "Testbench complete."
Table 47. Steps to Simulate the Testbench Simulator Instructions Siemens* EDA ModelSim* SE or QuestaSim* In the command line, type vsim -do run_vsim.do
If you prefer to simulate without bringing up the ModelSim GUI, type vsim -c -do run_vsim.doNote: The Questa* Intel® FPGA Edition simulator does not have the capacity to simulate this IP core. You must use ModelSim* SE or QuestaSim* .
Synopsys* VCS* / VCS* MX In the command line, type sh run_vcs.sh or sh run_vcsmx.shNote: run_vcs.sh is only available if you select Verilog as the Generated HDL Format. If you select VHDL as the Generated HDL Format, you must simulate the testbench with a mixed language simulator using run_vcsmx.sh. Xcelium* In the command line, type sh run_xcelium.sh
Did you find the information on this page useful?