E-tile Hard IP Intel® Agilex™ Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 9/26/2022
Public
Document Table of Contents

4.1.3. Simulating the E-Tile Dynamic Reconfiguration Design Example Testbench

You can compile and simulate the design by running a simulation script from the command prompt.
Procedure
The simulation steps provided in the following sub-sections: Running the Simulation with Default HEX File, Running the Simulation with New HEX File, and Performing the Link Initialization are applicable for the following variants, only:
  • 10G/25G with PTP and optional RS-FEC
  • 10G/25G with optional RS-FEC
  • 10G/24G CPRI with optional RS-FEC
  • 9.8G CPRI
  • 25G Ethernet with PTP and optional RS-FEC to CPRI

For 100G Ethernet MAC+PCS with optional RS-FEC variant simulation steps, refer to the Simulation Design Examples section.

Did you find the information on this page useful?

Characters remaining:

Feedback Message