E-tile Hard IP Intel® Agilex™ Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3. 100GE with Optional RS-FEC Design Example

The 100GE design example demonstrates an Ethernet solution for Intel® Agilex™ devices using the E-tile Ethernet IP for Intel Agilex FPGA core with the following variants:
Table 10.  Supported Design Example Variants for 100GE
Variant Design Example Support

Non-PTP MAC+PCS with Optional RS-FEC (528,514)/(544,514)

  • For (528,514) RS-FEC variant, the design example consists of 4 transceiver channels
  • For (544,514) RS-FEC variant, the design example consists of 2 transceiver channels
Simulation and compilation-only project

MAC+PCS with Optional RS-FEC and PTP (528,514)

  • For (528,514) RS-FEC variant, the design example consists of 4 transceiver channels
Simulation and compilation-only project

PCS Only with Optional RS-FEC (528,514)/(544,514)

  • For (528,514) RS-FEC variant, the design example consists of 4 transceiver channels
  • For (544,514) RS-FEC variant, the design example consists of 2 transceiver channels
Simulation and compilation-only project

OTN with Optional RS-FEC (528,514)/(544,514)

  • For (528,514) RS-FEC variant, the design example consists of 4 transceiver channels
  • For (544,514) RS-FEC variant, the design example consists of 2 transceiver channels
Simulation and compilation-only project

FlexE with Optional RS-FEC (528,514)/(544,514)

  • For (528,514) RS-FEC variant, the design example consists of 4 transceiver channels
  • For (544,514) RS-FEC variant, the design example consists of 2 transceiver channels
Simulation and compilation-only project
Note: The E-Tile Ethernet IP for Intel® Agilex™ FPGA provides support for the OTN feature. For further inquiries, contact your nearest Intel sales representative.