AN 923: Routing Intel® Stratix® 10 HPS Peripherals to FPGA Fabric

Download PDF
ID 683838
Date 10/12/2020
Public
Document Table of Contents
Document Table of Contents x
1. AN 923: Routing Intel® Stratix® 10 HPS Peripherals to FPGA Fabric
1. AN 923: Routing Intel® Stratix® 10 HPS Peripherals to FPGA Fabric x
1.1. Intel® Stratix® 10 HPS Peripherals that Support Routing to the FPGA 1.2. Design Example: Intel® Stratix® 10 HPS IP Interface to FPGA 1.3. Document Revision History for the AN 923: Routing Intel® Stratix® 10 HPS Peripherals to FPGA Fabric
1.2. Design Example: Intel® Stratix® 10 HPS IP Interface to FPGA x
1.2.1. Prerequisites 1.2.2. Getting Started 1.2.3. Generating the Initial HDL in Platform Designer 1.2.4. Modifying Top Level File 1.2.5. Adding Pin Assignments for SPIM0 1.2.6. Hardware Programming File Compilation and Generation 1.2.7. Building U-Boot 1.2.8. Preparing QSPI Image 1.2.9. Building Linux 1.2.10. Building Yocto Rootfs 1.2.11. Building spidev Test Program 1.2.12. Creating SD Card Image 1.2.13. Booting the Board 1.2.14. Testing the SPIM0
1.2.1. Prerequisites x
1.2.1.1. Hardware Requirements 1.2.1.2. Software Requirements
1. AN 923: Routing Intel® Stratix® 10 HPS Peripherals to FPGA Fabric

1.2.14. Testing the SPIM0

Test the spidev program by using it to read the flash id from the QSPI boot card connected to the FPGA flash slot for the following parts:
  • Macronix MX25U128:
    root@stratix10:~# ./spidev_flash_test /dev/spidev0.0
response(7): c2 25 38 c2 25 38
  • Micron MT25QU01G:
    root@stratix10:~# ./spidev_flash_test /dev/spidev0.0
response(7): 20 bb 21 10 44 00
  • Micron MT25QU02G:
    root@stratix10:~# ./spidev_flash_test /dev/spidev0.0
response(7): 20 bb 22 10 44 00
Level Two Title