Visible to Intel only — GUID: ulj1593117253028
Ixiasoft
1.2.1. Prerequisites
1.2.2. Getting Started
1.2.3. Generating the Initial HDL in Platform Designer
1.2.4. Modifying Top Level File
1.2.5. Adding Pin Assignments for SPIM0
1.2.6. Hardware Programming File Compilation and Generation
1.2.7. Building U-Boot
1.2.8. Preparing QSPI Image
1.2.9. Building Linux
1.2.10. Building Yocto Rootfs
1.2.11. Building spidev Test Program
1.2.12. Creating SD Card Image
1.2.13. Booting the Board
1.2.14. Testing the SPIM0
Visible to Intel only — GUID: ulj1593117253028
Ixiasoft
1.3. Document Revision History for the AN 923: Routing Intel® Stratix® 10 HPS Peripherals to FPGA Fabric
Document Version | Intel® Quartus® Prime Version | Changes |
---|---|---|
2020.10.12 | 20.3 | Initial release |
Did you find the information on this page useful?
Feedback Message
Characters remaining: