1.2. Design Example: Intel® Stratix® 10 HPS IP Interface to FPGA
This design example, based on the Golden System Reference Design (GSRD), uses the Intel® Stratix® 10 SoC Development Kit resources to demonstrate the routing of the Intel® Stratix® 10 HPS SPIM0 peripheral signals to the FPGA interface.
The following sections, in this document, provide the necessary information to route the HPS peripherals to the FPGA interface.
Did you find the information on this page useful?