Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 1/29/2024
Document Table of Contents

10.1.1. Overview

The Debug Toolkit is a System Console-based tool that provides real-time control, monitoring and debugging of the PCIe links at the Physical Layer.

The Debug Toolkit allows you to:
  • View protocol and link status of the PCIe links.
  • View PLL and per-channel status of the PCIe links.
  • View the channel analog settings.
  • View the receiver eye and measure the eye height and width for each channel.
  • Indicate the presence of a re-timer connected between the link partners.
Note: Unless or otherwise noted, the features described in this chapter apply to P-Tile, F-Tile and R-Tile versions of MCDMA IP.
Note: The current version of Intel® Quartus® Prime supports enabling the Debug Toolkit for Endpoint mode only and with the Linux and Windows operating systems only.
Note: Debug Toolkit is not verified in Root Port mode for MCDMA IP

The following figure provides an overview of the Debug Toolkit in the Multi Channel DMA IP for PCI Express.

Figure 61. Overview of the Debug Toolkit

When you enable the Debug Toolkit, the intel_pcie_ptile_mcdma or intel_pcie_ftile_mcdma or intel_pcie_rtile_mcdma module of the generated IP includes the Debug Toolkit modules and related logic as shown in the figure above.

Drive the Debug Toolkit from a System Console. The System Console connects to the Debug Toolkit via an Native PHY Debug Master Endpoint (NPDME). Make this connection via an Intel FPGA Download Cable.

The PHY reconfiguration interface clock (xcvr_reconfig_clk) is used to clock the following interfaces:
  • The NPDME module
  • PHY reconfiguration interface (xcvr_reconfig)
  • Hard IP reconfiguration interface (hip_reconfig)

Provide a clock source (50 MHz - 125 MHz, 100 MHz recommended clock frequency) to drive the xcvr_reconfig_clk clock. Use the output of the Reset Release Intel FPGA IP to drive the ninit_done, which provides the reset signal to the NPDME module.

Note: When you enable the Debug Toolkit, the Hard IP Reconfiguration interface is enabled by default.

When you run a dynamically-generated design example on the Intel Development Kit, make sure that clock and reset signals are connected to their respective sources and appropriate pin assignments are made. Here is a sample .qsf assignments for the Debug Toolkit.

For P-Tile using Intel® Stratix® 10 DX FPGA Development Kit:
  • set_location_assignment PIN_C23 -to xcvr_reconfig_clk_clk
For F-Tile, these statements below are needed in .qsf for the Debug Toolkit launch
set_location_assignment PIN_CK18 -to xcvr_reconfig_clk_clk 
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to xcvr_reconfig_clk_clk -entity pcie_ed
For R-Tile:
set_location_assignment PIN_AN61 -to xcvr_reconfig_clk_clk 
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to xcvr_reconfig_clk_clk -entity pcie_ed