Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 1/29/2024
Document Table of Contents Completions Management

The kernel module and the hardware supports MSI-X interrupt mechanism as descriptor process completion indication. At queue initialization, the device enables the interrupts in the kernel by using the interrupts framework.