Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 1/29/2024
Document Table of Contents

3.10. Data Mover Only

Data Mover Only mode is one of the MCDMA IP user modes for Endpoint MCDMA R-Tile, P-Tile and F-Tile IPs. This mode supports external descriptor fetch based on external descriptor controller. In this mode, the MCDMA IP core becomes a PCIe Data Mover subsystem implementing the usual PCIe semantics, but it does not have any blocks related to DMA descriptor functionality.
Note: Data Mover with the External Descriptor Controller only supports data movement over AVMM interface to the user logic. AVST interface support to user logic may be added in future.
Note: Data Mover only mode is not available for any of the x4 topologies in P/F/R-Tile MCDMA IPs.

The figure below is the top-level block diagram of the MCDMA IP in Data Mover Only mode with user descriptor controller.

Figure 20. PCIe Data Mover Subsystem connected to External DMA Controller
Data mover subsystem supports the following functionality:
  • HIP Interface: Adapts to various PCIe HIP variants (P-Tile/F-Tile/R-Tile) the Data Mover subsystem is interfacing to.
  • Host to Device (H2D) Data Mover: Provides AVST source and sink interfaces to external descriptor controller for both descriptor fetch and data move operations
  • Device to Host (D2H) Data Mover: Provides AVST source and sink interfaces to external descriptor controller to initiate data move operations through descriptors. Also, you can use the same AVST interface to send writeback/ MSIx interrupt by setting the appropriate fields in the descriptor.
    Note: Data mover IP does not implement the MSI-X controller (including MSIx-table and PBA-table) internally. You must implement the MSI-X controller in your logic and use this interface to only send the MSIx interrupt to PCIe Host using descriptors.
  • Bursting Avalon Master (BAM): Performs non-bursting PIO operations for register programming.
  • Support for PCIe semantics
    • Scheduler enforces PCIe ordering rules in both Tx and Rx direction leading to PCIe HIP
    • TLP chunking at MPS size
    • Check for the 4KB cross over and other error logging
  • Completion re-ordering: Data Mover subsystem performs the re-ordering of the received completions before sending data to AVMM Write Master or sending the descriptor completion packets to external descriptor controller.