Intel® FPGA Programmable Acceleration Card D5005 Board Management Controller User Guide

ID 683811
Date 11/04/2019
Public

2.2. SMBus Interface Speed

The Intel® FPGA PAC D5005 implementation supports clock frequency self-adaptive from 10 KHz to 1 MHz.

Did you find the information on this page useful?

Characters remaining:

Feedback Message