Intel® Agilex™ Device Configuration via Protocol (CvP) Implementation User Guide

ID 683763
Date 5/24/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.1. Instantiating the PCIe Hard IP

Instantiate PCIe* Hard IP and generate the synthesis HDL files with CvP enabled. Follow the same steps from Generating the Synthesis HDL files for Intel FPGA P-Tile Avalon Streaming (Avalon-ST) for PCIe Express.

Did you find the information on this page useful?

Characters remaining:

Feedback Message