Agilex® 7 JTAG Boundary-Scan Testing User Guide

Download PDF
ID 683748
Date 1/31/2025
Public
Document Table of Contents
Document Table of Contents x
1. Agilex® 7 JTAG BST Overview 2. Agilex® 7 JTAG BST Architecture 3. Agilex® 7 BST Operation Control 4. Agilex® 7 I/O Voltage for JTAG Operation 5. Enabling and Disabling Agilex® 7 BST Circuitry 6. Agilex® 7 BST Guidelines 7. Document Revision History for the Agilex® 7 JTAG Boundary-Scan Testing User Guide
2. Agilex® 7 JTAG BST Architecture x
2.1. JTAG Circuitry Functional Model 2.2. JTAG Pins 2.3. IEEE Std. 1149.1 Boundary-Scan Register 2.4. IEEE Std. 1149.6 Boundary-Scan Register
2.3. IEEE Std. 1149.1 Boundary-Scan Register x
2.3.1. Boundary-Scan Cells of Agilex® 7 Device I/O Pin
3. Agilex® 7 BST Operation Control x
3.1. Device ID 3.2. Supported JTAG Instructions
5. Enabling and Disabling Agilex® 7 BST Circuitry x
5.1. Enabling BST Circuitry 5.2. Disabling BST Circuitry
6. Agilex® 7 BST Guidelines x
6.1. Performing Agilex® 7 Boundary-Scan Testing 6.2. Agilex® 7 IEEE Std. 1149.1 BST Guidelines
1. Agilex® 7 JTAG BST Overview
2. Agilex® 7 JTAG BST Architecture
3. Agilex® 7 BST Operation Control
4. Agilex® 7 I/O Voltage for JTAG Operation
5. Enabling and Disabling Agilex® 7 BST Circuitry
6. Agilex® 7 BST Guidelines
7. Document Revision History for the Agilex® 7 JTAG Boundary-Scan Testing User Guide

2.1. JTAG Circuitry Functional Model

The JTAG BST circuitry requires the following registers:

  • Instruction register—determines which action to perform and which data register to access.
  • Bypass register (1-bit long data register)—provides a minimum-length serial path between the TDI and TDO pins.
  • Boundary-scan register—shift register composed of all the BSCs of the device.
Figure 1. JTAG Circuitry Functional Model
  • Test access port (TAP) controller—controls the JTAG BST.
  • TMS and TCK pins—operate the TAP controller.
  • TDI and TDO pins—provide the serial path for the data and instruction registers.
Note: The TRST pin is not available in Agilex® 7 devices.
Level Two Title