Turbo Intel® FPGA IP User Guide

ID 683734
Date 9/30/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4. Turbo Intel® FPGA IP Functional Description

This topic describes the IP core’s architecture, interfaces, and signals.

You can parameterize the Turbo IP core as an encoder or a decoder.