Turbo Intel® FPGA IP User Guide

ID 683734
Date 9/30/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.4. Error Correction Performance for the Turbo Decoder

Figure 8. BER (bit error rate) Curve of LTE turbo decoder over AWGN channels, where N dec= 8, W LLR= 6, and I= 8Block sizes (K) are 6144, 4096, 2048, 1024, 512, 256, 128, 64 respectively (from left to right).
Figure 9. BLER (block error rate) Curve of LTE turbo decoder over AWGN channels, where N dec= 8, W LLR= 6, and I= 8Block sizes (K) are 6144, 4096, 2048, 1024, 512, 256, 128, 64 respectively (from left to right).
Figure 10. BER Curve of UMTS turbo decoder over AWGN channels, where N dec= 4, W LLR= 6, and I= 8Block sizes (K) are 5144, 2048, 1024, 512, 256, 128, 64 respectively (from left to right).
Figure 11. BLER Curve of UMTS turbo decoder over AWGN channels, where N dec= 4, W LLR= 6, and I= 8Block sizes (K) are 5144, 2048, 1024, 512, 256, 128, 64 respectively (from left to right).