Intel® Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide

ID 683704
Date 7/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents For CvP Initialization Mode

To meet the 120 ms wake-up time requirement for the PCIe* Hard IP in CvP initialization mode, you need to use periphery image because the configuration time for periphery image is significantly less than the full FPGA configuration time. You must use the Active Serial x4 (fast mode) configuration scheme for the periphery image configuration.

To ensure successful configuration, all POR-monitored power supplies must ramp up monotonically to the operating range within the 10 ms ramp-up time. The PERST# signal indicates when the FPGA power supplies are within their specified voltage tolerances and the REFCLK is stable1. The embedded hard reset controller triggers after the internal status signal indicates that the periphery image has been loaded. This reset does not trigger off of PERST#. For CvP Initialization mode, the PCIe* link supports the FPGA core image configuration and subsequent PCIe* applications in user mode.

Note: For Gen 2/Gen 3 capable Endpoints, after loading the core bitstream (core.rbf), Intel recommends to verify that the link has been trained to the expected Gen 2/Gen3 rate. If the link is not operating at Gen 2/Gen3, software can trigger the Endpoint to retrain.
Figure 6.  PCIe* Timing Sequence in CvP Initialization Mode
Table 4.  Power-Up Sequence Timing in CvP Initialization Mode
Timing Sequence Timing Range (ms) Description
a 2-6.5 FPGA POR delay time (AS Fast Mode)
b 80 Maximum time from the FPGA power up to the end of periphery configuration in CvP initialization mode (before transceiver calibration)
c 20 Minimum calibration time before PERST# is deasserted
d 60 Minimum transceiver calibration window
e 80 Typical transceiver calibration window
f 100 Minimum PERST# signal active from the host
g 120 Maximum time from the FPGA power up to the end of periphery configuration in CvP initialization mode (include transceiver calibration)
h 20 Maximum PERST# signal inactive time from the host before the PCIe* link enters training state
i 100 Maximum time PCIe* device must enter L0 after PERST# is deasserted
Note: 100 ms timing range is only applicable to PCIe* Gen1/Gen2. PCIe* Gen 3 does not need to meet 100 ms timing requirement.
j 10 Maximum ramp-up time requirement for all POR-monitored power supplies in the FPGA to reach their respective operating range
1 REFCLK must be stable 80 ms after the power supplies are stable in order to achieve the 145 ms link training complete time