Visible to Intel only — GUID: ysl1492191766361
Ixiasoft
1. Overview
2. CvP Description
3. CvP Topologies
4. Design Considerations
5. CvP Driver and Registers
6. Understanding the Design Steps for CvP Initialization and Update Mode in Intel® Stratix® 10
7. Intel® Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide Archives
8. Document Revision History
5.3.1. Vendor Specific Capability Header Register
5.3.2. Vendor Specific Header Register
5.3.3. Intel Marker Register
5.3.4. User Configurable Device/Board ID Register
5.3.5. CvP Status Register
5.3.6. CvP Mode Control Register
5.3.7. CvP Data Registers
5.3.8. CvP Programming Control Register
5.3.9. CvP Credit Register
Visible to Intel only — GUID: ysl1492191766361
Ixiasoft
5.3.2. Vendor Specific Header Register
Bits | Name | Reset Value | Access | Description |
---|---|---|---|---|
[15:0] | VSEC ID | 0x1172 | RO | A user configurable VSEC ID. |
[19:16] | VSEC Revision | 0 | RO | A user configurable VSEC revision. |
[31:20] | VSEC Length | 0x05C | RO | Total length of this structure in bytes. |