HDMI Intel® Stratix 10 FPGA IP Design Example User Guide

ID 683701
Date 9/07/2022
Document Table of Contents

2.14. Design Limitations

You need to consider some limitations when instantiating the HDMI 2.1 design example.
  • TX is unable to operate in TMDS mode when in non-passthrough mode. To test in TMDS mode, toggle the user_dipsw switch back to passthrough mode.
  • The Nios® II processor must serve the TX link training to completion without any interruption from other processes.
  • Image may not display properly on the television or monitor on certain resolutions. To reset the display, press the CPU_Resetn button.
  • HDMI RX may not be able to lock when running at 16 bpc.

Did you find the information on this page useful?

Characters remaining:

Feedback Message