Intel® Stratix® 10 Logic Array Blocks and Adaptive Logic Modules User Guide

ID 683699
Date 3/08/2022
Public

3.1.1. MLAB

Each MLAB supports a maximum of 640 bits of simple dual-port SRAM. You can configure each ALM in an MLAB as a 32 (depth) x 2 (width) memory block, resulting in a configuration of 32 (depth) x 20 (width) simple dual-port SRAM block.

Figure 2.  Intel® Stratix® 10 LAB and MLAB Structure


Did you find the information on this page useful?

Characters remaining:

Feedback Message