Intel® Stratix® 10 Logic Array Blocks and Adaptive Logic Modules User Guide

Download
ID 683699
Date 3/27/2022
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Stratix® 10 LAB and ALM Overview 2. Intel® Hyperflex™ Register 3. Intel® Stratix® 10 LAB and ALM Architecture and Features 4. Document Revision History for the Intel® Stratix® 10 LAB and ALM User Guide
3. Intel® Stratix® 10 LAB and ALM Architecture and Features x
3.1. LAB 3.2. ALM
3.1. LAB x
3.1.1. MLAB 3.1.2. Local and Direct Link Interconnects 3.1.3. Carry Chain Interconnects 3.1.4. LAB Control Signals
3.1.4. LAB Control Signals x
3.1.4.1. Clear Logic Control
3.2. ALM x
3.2.1. ALM Resources 3.2.2. ALM Output 3.2.3. ALM Operating Modes
3.2.3. ALM Operating Modes x
3.2.3.1. Normal Mode 3.2.3.2. Extended LUT Mode 3.2.3.3. Arithmetic Mode
3.2.3.3. Arithmetic Mode x
3.2.3.3.1. Carry Chain
1. Intel® Stratix® 10 LAB and ALM Overview
2. Intel® Hyperflex™ Register
3. Intel® Stratix® 10 LAB and ALM Architecture and Features
4. Document Revision History for the Intel® Stratix® 10 LAB and ALM User Guide

3.1. LAB

The LABs are configurable logic blocks that consist of a group of logic resources. Each LAB contains dedicated logic for driving control signals to its ALMs. The MLAB is a superset of the LAB and includes all the LAB features. There are a total of 10 ALMs in each LAB, as shown in the Intel® Stratix® 10 LAB and MLAB Structure figure.

Figure 1.  Intel® Stratix® 10 LAB Structure and Interconnects OverviewThis figure shows an overview of the Intel® Stratix® 10 LAB and MLAB structure with the LAB interconnects.

Section Content
MLAB
Local and Direct Link Interconnects
Carry Chain Interconnects
LAB Control Signals

Related Information
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message