Nios® V Processor Reference Manual

ID 683632
Date 8/01/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3. Processor Architecture

The Nios® V/m processor architecture describes an instruction-set architecture (ISA). The ISA in turn necessitates a set of functional units that implement the instructions.
The Nios® V/m processor architecture defines the following functional units:
  • General-purpose register file
  • Arithmetic logic unit (ALU)
  • Control and status registers (CSR)
  • Exception controller
  • Interrupt controller
  • Instruction bus
  • Data bus
  • RISC-V based debug module
Figure 2.  Nios® V/m Processor Core Block Diagram