Nios® V Processor Reference Manual

Download PDF
ID 683632
Date 8/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Overview 2. Nios® V/m Processor 3. Nios V Processor Reference Manual Archives 4. Document Revision History for the Nios® V Processor Reference Manual
2. Nios® V/m Processor x
2.1. Processor Performance Benchmarks 2.2. Processor Pipeline 2.3. Processor Architecture 2.4. Programming Model 2.5. Core Implementation
2.3. Processor Architecture x
2.3.1. General-Purpose Register File 2.3.2. Arithmetic Logic Unit 2.3.3. Reset and Debug Signals 2.3.4. Control and Status Registers 2.3.5. Exception Controller 2.3.6. Interrupt Controller 2.3.7. Memory and I/O Organization 2.3.8. RISC-V based Debug Module
2.3.6. Interrupt Controller x
2.3.6.1. Timer and Software Interrupt Module
2.3.7. Memory and I/O Organization x
2.3.7.1. Instruction and Data Buses
2.3.7.1. Instruction and Data Buses x
2.3.7.1.1. Instruction Manager Port 2.3.7.1.2. Data Manager Port 2.3.7.1.3. Address Map
2.3.8. RISC-V based Debug Module x
2.3.8.1. Debug Mode 2.3.8.2. Halt from Debug Module 2.3.8.3. Trigger 2.3.8.4. Abstract Commands in Debug Mode 2.3.8.5. Hardware/Software Interface
2.4. Programming Model x
2.4.1. Privilege Levels 2.4.2. Control and Status Registers (CSR) Mapping
2.4.1. Privilege Levels x
2.4.1.1. Machine Mode (M-mode) 2.4.1.2. Debug Mode (D-mode)
2.4.2. Control and Status Registers (CSR) Mapping x
2.4.2.1. Control and Status Register Field
2.5. Core Implementation x
2.5.1. Instruction Set Reference
1. Overview
2. Nios® V/m Processor
3. Nios V Processor Reference Manual Archives
4. Document Revision History for the Nios® V Processor Reference Manual

2.4.2. Control and Status Registers (CSR) Mapping

Control and status registers report the status and change the behavior of the processor. Since the processor core only supports M-mode and D-mode, Nios® V/m processor implements the CSRs supported by these two modes.

Table 15.  Control and Status Registers List
Number Privilege Name Description
Machine Information Register
0xF11 MRO mvendorid Vendor ID. Refer to Vendor ID Register Fields.
0xF12 MRO marchid Architecture ID. Refer to Architecture ID Register Fields.
0xF13 MRO mimpid Implementation ID. Refer to Implementation ID Register Fields.
0xF14 MRO mhartid Hardware thread ID. Refer to Hardware Thread ID Register Fields.
Machine Trap Setup
0x300 MRW mstatus Machine status register. Refer to Machine Status Register Fields.
0x301 MRW misa ISA and extensions. Refer to Machine ISA Register Fields.
0x304 MRW mie Machine interrupt-enable register. Refer to Machine Interrupt-Enable Register Fields.
0x305 MRW mtvec Machine trap-handler base address. Refer to Machine Trap-Handler Base Address Register Fields.
Machine Trap Handling
0x341 MRW mepc Machine exception program counter. Refer to Machine Exception Program Counter Register Fields.
0x342 MRW mcause Machine trap cause. Refer to Machine Trap Cause Register Fields.
0x343 MRW mtval Machine bad address or instruction. Refer to Machine Trap Value Register Fields.
0x344 MRW mip Machine interrupt pending. Refer to Machine Interrupt-Pending Register Fields.
Debug Mode Registers
0x7B0 DRW dcsr Debug control and status register. Refer to Debug Control and Status Register Fields.
0x7B1 DRW dpc Debug Program Counter. Refer to Debug Program Counter Register Fields.
Trigger Registers
0x7A0 MRW tselect Trigger select. Refer to Trigger Select Register Fields.
0x7A1 MRW tdata1 (mcontrol) Trigger data 1 (Match Control). Refer to Trigger Data 1 (Match Control) Register Fields
0x7A2 MRW tdata2 Trigger data 2. Refer to Trigger Data 2 Register Fields.
0x7A4 MRO tinfo Trigger info. Refer to Trigger Info Register Fields.

Section Content
Control and Status Register Field

Related Information
Level Two Title