184.108.40.206.5. Partial Reconfiguration Logic
The reference design provides the following personas:
Performs a sweep across a memory span, first writing, and then reading each address.
Provides access to a 27x27 DSP multiplier, and demonstrates hardware acceleration.
Includes a basic 32-bit unsigned adder, and demonstrates hardware acceleration.
|Game of Life||
Includes an 8x8 Conway's Game of Life, and demonstrates hardware acceleration.
Each persona has an 8-bit persona_id field in the pr_data register to indicate a unique identification number. A 32-bit control register and 16 I/O registers follow the 8-bit persona_id. The 16 I/O registers are 32-bit each, with 8 bits for device inputs, and 8 bits for device outputs. Each persona uses these registers in different ways. For more information, refer to the source code for each of the personas.
Additionally, the reference design provides a template to implement your custom persona. This template persona allows you modify the RTL, create a wrapper to interface with the register file, compile, and run your design.
Did you find the information on this page useful?